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ABSTRACT
The goal of this project was to model a reconfigurable cache using VHDL.
A reconfigurable cache memory would allow users to dynamically chose the best
cache mapping technique to suit their needs. After considering several different
approaches to this problem, the best plan seemed to be to design the control for
an existing VHDL model of a cache system. The cache model could be modified
to work with the control. This paper gives background information on cache
memory systems including the principle of locality, placement policies for
mapping words into the cache, and the issue of cache coherency. It describes
the design decisions that were made for the reconfigurable cache in the context
of this background information. It also includes information on the design of the
FSM and the VHDL code that was generated from the KISS description. Finally,
it includes suggestions for further research into this area.
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INTRODUCTION
The goal of this project was to model a reconfigurable cache memory using
VHDL. This model could then be used to evaluate issues of performance in a bus
environment in which multi-word transfers occur. After considering several
different approaches to this problem, the most viable option seemed to be to
design the cache control for an existing VHDL model of a cache system. The
cache model could then be modified to work with the control. A VHDL model of a
cache memory was found on the Internet, and this model is given in Appendix A.
The control was designed as a Finite State Machine (FSM) using KISS, and the
KlSS model was then converted into VHDL.
VHDL is an acronym for VHSlC (Very High Speed Integrated Circuits)
Hardware Description Language. VHDL was chosen to model the cache and the
cache control because using a.hardware description language is easier and less
expensive than building physical hardware would be. It also models the
performance of hardware more closely than software could. This is because
VHDL has an aspect of concurrency that software cannot emulate.
There are basically three different placement techniques used to map
words into the cache. These are direct, set-associative, and fully-associative
mapping. The best placement technique for a particular application will depend on
the access patterns of the program being executed. For example, if a user was
running a program that executed a large number of loops, the best mapping
technique might be a direct-mapped design. If, on the other hand, the user was
running a program that dealt with a large number of arrays, a set-associative
design might be the best. The advantage of having a reconfigurable cache is that
the user can dynamically chose the best technique to suit his or her needs.
This paper gives background information on cache memory systems
including the principle of locality, placement policies for mapping words into the
cache, and the issue of c a ~ h ecoherency. It describes the design decisions that
were made for the reconfigurable cache in this context. It also includes
information on the design of the FSM and the VHDL code that was generated
from the KlSS description. Finally, it includes suggestions for further research into
this area.
i

THE BASIC IDEA BEHIND A CACHE MEMORY
T

One of the main problems associated with the use of large main memories
involves the fact that these memories are relatively slow when compared to the
speed of the processor. The main memory is typically constructed of slower, less
expensive IC devices, while the processor uses higher speed flip-flops and gates
(Bartee, 362). If a computer system uses only the main memory to access data
and instructions, then the speed of the processor will be limited by the main

memory. One technique to reduce the access time associated with the use of
main memory involves the addition of a cache memory to the processor, and this
results in a more efficient memory system.
A cache memory is used to store the instructions and data that are the
most frequently accessed by the processor. One of the best ways to illustrate why
cache memories are useful is through the use of a library analogy (Patterson and
Hennessy, 518). Suppose you were in the library working on a research paper
about Eleanor of Aquitaine. You would be sitting at a desk and would have
several books spread out in front of you that contain information about Eleanor's
life. Suppose you are particularly interested in Eleanor's involvement with the
Crusades, but none of the books in front of you contain information about this
subject. In order to find more information about the Eleanor's connection with the
Crusades, you would have to go back to the stacks to look for additional books.
Once you have a good selection of books, most of the information you will need
will be on the desk in front of you where it can be easily and quickly accessed.
You will spend most of the time using the books in front of you without having to
go back to the stacks.
In the library analogy, you act as the processor, the desk acts as the
cache, and the stacks act as main memory. It is easy to see that if you (the
processor) need a piece of information that is located on the desk (the cache),
then this information can be accessed very quickly. If the information is not
located on the desk, then you will have to get it from the stacks (main memory)
and bring it back to the desk. Accessing books that are located in the stacks takes
more time than accessing information on the desk. However, the stacks have the
advantage of being able to hold more information than the desk can. There is a
limit to the number of books the desk can hold.
CACHE HITS AND MISSES AND THE PRINCIPLE OF LOCALIN
Cache memory is baged on the principle of locality, which states that future
patterns of access will be s~milarto patterns that have occurred in the recent past.
At any given time, programs will access only a small portion of their address
space, just as in the library analogy, you would access only a small number of the
books located in the library. There are two types of locality: temporal locality, or
locality in time, and spatial locality, or locality in space. The principle of temporal
locality states that if an item has been referenced in the recenf past, it is likely that
it will be accessed in the near future. One type of programmingconstruct that
displays temporal locality is a loop in which instructions are executed repeatedly
(Baron and Higbie, 197). The principle of spatial locality states that if a certain
piece of data or a certain instructi~nhas been accessed in the recent past, it is
likely that its neighbors will be accessed in the near future. Spatial locality is
displayed by many computer programs, in which instructions are executed

sequentially, and by arrays, in which data is typically accessed sequentially
(Baron and Higbie, 197).
In systems that use a memory system which includes a cache, the cache
starts out empty, and a section of the program being executed is loaded into the
cache. Memory requests are then first presented to the cache, and a cache hit
occurs when the word being accessed is in the cache. The hit time is the time it
takes to access the cache, including the time it takes to determine whether or not
the data being accessed is located in the cache. The main memory is referenced
only when the instruction or the data being accessed is not present in the cache.
A cache miss occurs when the word is not located in the cache, and the main
memory must be referenced. In the case of a cache miss, the word being
accessed is retrieved from the main memory and copied into the cache. The miss
penalty is the time it takes to copy a block from main memory into the cache,
including the time it takes to provide the block to the processor. Because the
block being referenced must be fetched from main memory in the case of a cache
miss, the miss penalty is typically much larger than the hit time (Baron and Higbie,
197-198).
The hit ratio, h, is defined to be the probability that a reference to memory
will be a hit, and the miss ratio, m, is the probability that the reference will be a
miss. These metrics are usually experimentally determined. Since each cache
reference is either a hit or a miss, the hit ratio can be found by the equation h = (1
- m). If a computer system had a hit ratio of 1, then the cache would contain all of
the instructions and data that needed to be referenced, and the computer would
operate at the speed of the processor. If the hit ratio were 0,then the computer
would operate at the speed of the main memory. Since the cache is typically 5 to
40 times faster than the main memory, it is good to have a high hit ratio (Bartee,
362).
Increasing the hit ratio is an important aspect of cache design, and the hit
ratio can be increased by using a larger cache. However, there are definite costs,
in both time and hard~are~rassociated
with raising the hit ratio by simply making
the cache larger (Bartee, 362). Some computer systems use separate caches for
instructions and data. Using a general purpose cache equal to the combined sizes
of the instruction and data caches will usually result in a higher hit ratio. However,
if a general purpose cache cannot supply both instructions and data in one clock
cycle, and this can affect the overall performance of the systep (Patterson and
Hennessy, 468).

-.

PLACEMENT POLICIES FOR DATA WITHIN THE CACHE
One of the most important 'issues in the design of cache memory systems
involves the technique used to map blocks into the cache. There are basically
three different placement methods used to map blocks to a cache addresses, and

these are direct, set associative, and fully associative mapping. Each method has
advantages and disadvantages associated with it because the different mapping
techniques involve tradeoffs between the hit ratio, the hit time, the miss penalty,
and the cost of implementing the cache.
Direct Mapping

The easiest method of placing words into the cache is by using direct
mapping. In a direct mapped cache, each memory address is mapped into exactly
one location in the cache. In this type of design, multiple words from main memory
can be mapped to the same cache location, although only one of these words is
present in the cache at a given time. The minimum unit of information that is dealt
with is a called a block, and blocks can contain one word or multiple words. To
illustrate how a direct mapped cache works, assume that the words in memory are
64 bits long, memory addresses are 24 bits long, and that the cache contains 256
(28) entries. In this example, one word blocks are mapped into the cache. The
cache address is found by using the following equation:
block number = (block address) mod (number of entries in the cache)
If memory address (28,561)10is being mapped into the cache, the cache address
is computed by (28,561) mod (256) = 145. One of the advantages of using this
type of mapping is that the cache address can be found by inspection if the cache
size is a power of 2. The cache address can be determined by simply looking at
the lower order log2 (cache size in blocks) bits in the address (Patterson and
Hennessy, 460). In this case, the address (28,561),, is (0000 0000 0110 1111
1001 0001), and the cache address is (1001 0001.), The cache address is simply
the lower 8 bits of the address. Figure 1 shows the contents of the cache after this
word is placed into it.
When the processor needs to access a word in memory, the address
presented to the cache will be broken down into two parts. The 8 least significant
bits are referred to as the Uock number, and these bits are stored in the address
register of the cache. Since multiple words from memory can be mapped into the
same cache location, a tag is also needed to identify which word is located in the
cache. The 16 most significant bits are the tag, and these bits are stored in a flipflop register (Bartee, 364). In this case, each tag will have 16 (24 - 8 = 16) bits. To
determine whether a word is located within the cache, the cac e control reads the
word which is located at the address represented by the bloc'!I number. It then
determines whether or not the tag matches the 16 most significant bits of the
address in main memory. If the tags match, a cache hit occurs, and the 64 bits of
the word are transferred to the processor. If the tags are not the same, then a
cache miss occurs, and the word ,must be obtained from the main memory.
In direct mapped cache, there is only one place that a particular address
can be mapped. Therefore, there is only one cache address that needs to be
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Figure 1: Example of Block Placement in a Direct-Mapped Cache

referenced to see whether a cache hit occurs. This results in a very simple
replacement policy for a direct mapped cache. In a direct mapped implementation,
the cache has the word that was most recently used by the processor (Patterson
and Hennessy, 461).
Set Associative Mapping
The main problem with direct mapped cache memory occurs when two or
more words that are frequently used are mapped to the same address in the
cache. This is called a conflict miss. A conflict miss occurs in this example when
the nine least significant bits of the words are the same, and it causes these
words to be continually replaced with each other (Patterson and Hennessy, 513).
The most common way of avoiding this problem is the use of a set associative
cache, which has more than one tag at each location in the cache. In a set
associative cache, each address is mapped into an unique set in the cache, but it
can be placed in different locations within the set. An n-way associative cache has
n different locations within the set that a particular address can be mapped to.
Typically, there are two or four tags associated with each set. To illustrate how a
set associative cache works, assume that the words in memory are 64 bits long,
memory addresses are 24 bits long, the cache contains a total of 256 (28) entries,
and that the address is being mapped into a 2-way set associative cache. In this
example, one word blocks are mapped into the cache. The set number is found by
$
the following equation:
set number = (block address) mod (number of sets in.the cache)
If memory address (28,561),0 is being mapped into the 2-way set associative
cache, the cache address is computed by (28,561) mod (25612) = 145. The
number of set is 128 (25612 = 128) because there are two locations within the set
to which an address can be mapped. Again, if the address space in the cache is a
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Figure 2: Example of Block Placement in a 2-Way Set-Associative Cache

power of two, then the set number can be found by examining the lower order bits
of the address that is being referenced. In this case, the address (28,561)10is
(0000 0000 0110 1111 1001 0001), and the cache address is (001 0001)*. The
cache address is simply the lower 7 bits of the address because these are Z7 sets
in the cache. The tag would be the upper 17 bits of the address. Figure 2 shows
the contents of the cache after this word is placed into it.
The use of a set associative cache reduces the problems encountered
when more than one word is mapped to the same address in the cache. As
associativity increases, the miss rate for set associative caches decreases.
However, there is a cost associated with increasing the associativity. Because
there are multiple entries for each block in the cache, all of the tags that are
associated with a particular cache address must be examined to see whether a
cache hit occurs. This results in increased access time for the cache, as well as
increased cost in hardware (van de Goor, 417).
Fully Associative Mapping

The third placement technique is fully associative mapping. In a fully
associative cache, data can be mapped into any position within the cache. If the
cache contains 256 (28)entries, the address can be mapped into any cache
address between 0 and 255. Figure 3 shows the possible plafement of address
(28,561)10in the cache. The increase in associativity associated with this type of
mapping results in a fully associative cache having the highest hit rate of any of
the placement policies. However, since each address in the cache must be
examined to determine whether or not a hit has occurred, the fully associative
cache has the highest cost in terms of both time and hardware. The cost of using
a fully associative type of mapping may decrease in the future with the use of
VLSl associative memories (van de Goor, 417).
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Figure 3: Example of Block Placement in a Fully-Associative Cache

In addition to the cache address, the tag, and the data, each cache entry
can also have a valid bit associated with it. The valid bit is used to determine
whether or not the cache block contains valid information. In systems that use a
cache, the cache starts out empty, and the data and tag fields will be
meaningless. As information is loaded into the cache, the valid bit is set to 1 to
show that the block contains valid data. If the bit is set to 1, then the cache entry
is valid and the data can be accessed. If the valid bit is set to 0, then there cannot
be a cache hit because the data will be invalid. The valid bit can also be used in
associative memories to reduce the time associated with checking cache entries.
For example, it would not be necessary to check all entries in a fully associative
cache if some of the entries were not valid (Patterson and Hennessy, 460-461 ).
Mapping Blocks That Contain More Than One Word

In the previous examples, the placement techniques have taken advantage
of temporal locality by mapping one word blocks into the cache. However, these
examples have not been aue to take advantage of spatial locality. Spatial locality
can be exploited by increasing the number of words per block. To illustrate how
this works, assume that the words in memory are 64 bits long, memory addresses
are 24 bits long, and that the cache contains 256 (28) blocks. Also assume that
the cache uses direct mapping with four word blocks. The cache address is found
by using the following equation:
E
block number = (block address) mod (number of entries inthe cache)
This equation is the same as for the previous examples, but the block address is
different. The block address can be found by the following equation:
block address =

1

word address
number of words/block

1

If memory address (28,561),, is being mapped into the cache, the block address
is computed by the floor function of (28,561) I(4), which is equal to 7140. The
block number is (7140) mod (256) = 228. The cache address can be determined
by looking at the lower order bits in the address if the word offset is taken into
account. In this case, the word offset is two bits, because there are four words
associated with each block (4 = 22). The cache address can be found by looking
at bits 9 through 2, which are the lower eight bits in the cache address. Bits 1 and
0 are not included because they are used for the word offset. In this case, the
address (28,561),, is (0000 0000 0110 1111 1001 0001), and the cache address
is (11 1001 OO),. The tag is the upper 10 bits of the address. When memory
address (28,561),, address is mapped into the cache, addresses (28,560),,,
(28,562)10,and (28,563),, are mapped into the cache at the same time. Pulling
multi-word blocks into the cache takes advantage of spatial locality, because the
neighbors of the word being accessed are also mapped into the cache.
DESIGN DECISIONS REGARDING ASSOCIATIVITY
The best mapping technique for a particular application will depend on the
access patterns of the program being executed. For example, if a user was
running a program that executed a large number of loops, the best mapping
technique might be a direct-mapped design. If, on the other hand, the user was
running a program that dealt with a large number of arrays, a set-associative
design might be the best. The advantage of having a reconfigurable cache is that
the user can dynamically chose the best technique to suit his or her needs.
In the design of the control for the reconfigurable cache, several
assumptions were made. One word was assumed to be four bytes, the total data
capacity for the cache was assumed to be 2048 (211) bytes, and main memory
was assumed to be contain 64K words (64K = 216), which means that the
addresses were 16 bits long. Additionally, the maximum associativity for the
cache was assumed to be four. Therefore, the design needed to be configurable
as a 1-way (or direct-mapped), 2-way, or 4-way set-associative cache.
-1

Because the cache needed to accommodate a 4-way set associative type
of mapping, there needed to be four banks of memory located in the cache. Since
the size of the cache would not change, this established the number of blocks that
the cache would contain. The cache was assumed to contain 512 entries (211I22
= Z9). Since there are four (22) positions in each set, the totalnumber of blocks
was determined to be 128 (29 I22 = 27 = 128). After the number of blocks was
determined, the tag length was calculated. The tag length was fixed to be 7 bits
(16 - 7- 2 = 9). Since the memory was assumed to be byte addressable, the two
least significant bits were used for the byte offset.
P

Since there were four banks of memory in the cache, the 2-way
configuration should have two word blocks associated with it, and the 1-way

Figure 4: The Arrangement of the Memory Banks in the Reconfigurable Design

configuration should use four word blocks. However, since the 2-way
configuration had one bit of word offset associated with it, the tags for this
configuration would only be 6 bits long. Similarly, since the I-way configuration
had four words associated with it, there were two bits of word offset that had to be
taken into account, so the associated tag would only be 5 bits long. However, the
tags needed to be the same length for each configuration. This problem was
resolved by letting the word offset become part of the tag. This gave a 7 bit tag for
each of the three cases. Figure 4 shows the arrangement of the four memory
banks.

WRITE-THROUGH, WRITE-BACK, AND WRITE-AROUND
At this point, it would be helpful to explain the importance of cache
coherency. In any computer system, it is important that both the main memory and
the cache contain the same data. The simplest way to ensure cache coherency is
with write-through. When a write hit occurs in systems that use write-through, both
the cache and main memo6 are written. However, write-through does not provide
good performance, especially in cases where one word is written a number of
times (Baron and Higbie, 198).
An alternative to write-through is write-back. In systems that use writeback, only the cache is written in the case of a cache hit. If the word in the cache
is replaced and that word has been written, it will be copied back to main memory
at this time. In systems that use write-back, a dirty bit is used to'determine
whether or not the word in the cache is the same as the word in main memory.
When a word is placed in the cache, the dirty bit is set to 0. If the word is altered
while it is in the cache, then the d'irty bit is set to 1. Therefore, if a cache miss
occurs, and the dirty bit of the least recently used word is equal to 0, it is not
necessary to re-copy this word from the cache back into the main memory. The

least recently used word can simply be discarded in this case (Baron and Higbie,
198).
There is a third type of cache that uses a write-around policy. This type of
cache is similar to the write-through cache, with the difference between the two
occurring in the case of a write miss. If a write miss occurs, a write-around cache
will simply write the data to memory without copying the data into the cache. The
VHDL model that is given in Appendix A can use this type of policy or it can use
write-back. However, the write-around cache is called write-through in the model,
and in the following description of read and write requests, write-around is also
called write-through.
READ REQUESTS AND WRITE REQUESTS
There are two types of requests that can be presented to the cache: read
requests and write requests. For each type of request, either a cache hit or a
cache miss will occur. In designing the control for the reconfigurable cache, it was
necessary to examine the sequence of events that take place in each of these
four cases. Also, since the original VHDL cache design includes an option for
having either a write-through or write-back cache, this had to be taken into
account in the design of the control.
Read Requests
Initially, the cache control is in an initial state, and in this state, the control
receives a read request. If the cache is using write-through and a cache hit
occurs, then the word is supplied to the processor and the cache control returns
to its original state. If a cache miss occurs, the word is copied into the cache from
main memory. The placement of the word in memory depends on whether the
cache is configured as a I-way, 2-way, or 4-way set-associative cache. If the
cache is configured to be a I-way set-associative cache, then there is no need to
select a victim to replace. This is because there is only one position within the
cache to which a block carp be mapped. In the case of a cache miss, four words
are written into the cache. The words will be mapped into the cache starting with
position 0 and ending with position 3.
For the 2-way set-associative case, there are two locations within the set to
which a word can be mapped. Since a word can be mapped i to more than one
spot, one of the locations within the set must be discarded. TfYe selection of which
data to discard is known as victim selection. In this particular design, the location
within the set is chosen randomly. There are two possibilities that can be chosen;
therefore a single bit may be used to determine the location of the block within the
set. If the random number generator supplies a 0, then the two words are mapped
into positions 0 and 1. If the random number generator supplies a 1, then the two
words are mapped into positions 2 and 3 within the set.

Finally, for the 4-way set-associative case, there are four locations within
the set to which a word can be mapped. In this case, a victim must be selected.
There are four possibilities that may be chosen; therefore two bits should be used
to determine the location of the block within the set. If the random number
generator supplies a 00, then the word is mapped into position 0. If the random
number generator supplies a 01, then the word is mapped into position 1. If the
random number generator supplies a 10, then the word is mapped into position 2.
Finally, if the random number generator supplies a 11, then the word is mapped
into position 3.
After the word or words are mapped into the cache, the control will return to
its original state. Since the read request has not yet been filled, the word must still
be supplied to the processor. At this point, the process will start over. This time a
cache hit will occur because the word will now be present within the cache. The
word will then be supplied to the processor and the cache control will return to its
original state.
If the cache receives a read request and is using the write-back policy,
then the sequence of events that occur is slightly different than the write-through
case. If a cache hit occurs, then the word is supplied to the processor and the
cache control returns to its original state. If a cache miss occurs, the word is
copied into the cache from main memory. Again, the placement of the word in
memory depends on whether the cache is configured as a 1-way, 2-way, or 4-way
set-associative cache. The same basic sequence of events occurs as in the writethrough case with one exception. After the victim is selected in the 2-way or 4-way
set-associative case, or after the cache address is computed in the 1-way setassociative case, then the word or words which are being replaced must be
checked to see whether or not they are consistent with memory. If the dirty bit is
set to 0, then the data may simply be discarded. if the dirty bit is set to 1, then the
words must be copied back into memory. After the data is either copied back or
discarded, the dirty bit is reset, and the word or words can be copied into the
cache as in the write-through case. The control will then return to its original state.
The word will then be sup~liedto the processor because the word will be present
in the cache. Finally, the cache control will return to its original state.
Write Requests

If the cache control is in the initial state and it receives a write request, then
either a write hit or a write miss will occur. Again, the s e q u e h of events that
takes place depends on whether a write-through or write-back policy is being
used. If the cache is using write-through and a cache hit occurs, then the word is
written into the cache and then written to memory. If a cache miss occurs, the
word is written to memory only. If write-back is being used and a cache hit occurs,
then the word is written to the cache only and the dirty bit is set to 1. If a cache
miss occurs, then the word or words will be fetched from memory, with victim

selection occurring as described above, and the word will then be written into the
cache. At this point, the cache control will return to its initial state.
Design of the FSM Control for Read and Write Requests
In designing the control for the reconfigurable cache, it was necessary to
determine the sequence of events that take place in each of four cases for both a
write-through and write-back implementation. After the steps in each case were
determined, it was necessary to assign states to each of the events that occurred.
Each state was a part of the FSM design of the cache control. In order to
implement the control, KlSS was used. The KlSS description for the FSM and
notes on this model are given in Appendix 0. Appendix C contains the VHDL code
that was generated from this description.
CONCLUSIONS
The addition of a cache memory to a computer system helps to reduce the
access time associated with the use of the main memory. By using the principle of
locality and storing the data and instructions that are used most frequently, the
cache provides rapid access to these items, and this can greatly improve the
performanceof computer systems. The use of direct mapped cache memories, set
associative cache memories, and fully associative cache memories result in more
efficient memory systems. However, since the best placement technique for a
particular application will depend on the access patterns of the program being
executed, it would be useful for the user to dynamically chose the best technique
to suit his or her needs. This is the advantage of having a reconfigurable cache.
The best approach to this problem seemed to be to design the control for
an existing VHDL model of a cache system. The cache model could then be
modified to work with the control. The control was designed as a Finite State
Machine (FSM) using KISS, and the KlSS model was then converted into VHDL.
Unfortunately, the control was not added to the existing VHDL model of the cache
because of time constraints. Further research into this area would include making
this addition, and there are several other possible areas that could be explored
with this model. These would include increasing the maximum associativity to
include the option of having a fully-associative cache, allowing the maximum
associativity to be variable, and writing a program or modeling control to chose
which technique would provide the best performance based oh the access
patterns of the program being executed. Also, the completed model could be used
in other research areas; for example, it could be used to evaluate performance
issues in bus environments in which multi-word transfers occur.
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Appendix A: VHDL Code for the Cache from the Internet

Copyright (C) 1993, Peter J. Ashenden
Mail :
Dept. Computer Science
University of Adelaide, SA 5005, Australia
petera@cs.adelaide.edu.au
e-mail :
:..is program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 1, or (at your option)
any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.

..........................................................................
--

--

Package spec defining types for cache.

--

package cache-types is
type strategy-type is (write-through, copy-back);
end cache-types;

---------

--

------

--

Copyright (C) 1993, Peter J. Ashenden
Mail :
Dept. Computer Science
University of Adelaide, SA 5005, Australia
e-mail:
petera@cs.adelaide.edu.au
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 1, or (at your option)
any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.

-- You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
-- Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.

--

--

..........................................................................
--- Entity declaration for cache.

--

use work.dlx-types.al1,
work .mem-types .all,
work.cache-types.al1;
entity cache is
generic (cache size : positive;
-- in bytes, power of 2
-- in bytes, power of 2
line-size : positive;
associativity : positive;
-- 1 = direct mapped
write strategy : strategy-type; -- write-through or copy back
Tpd-cik-out : Time;
-- clock to output propagat~ondelay
tag : string := "";
origin-x, origin y : real := 0.0);
port (phil, phi2 : in bit:
-- 2-phase non-overlapping clocks
.*
-- synchronous reset input
reset : in bit;
-- connections to CPU
cpu-enable : in bit;
-- starts memory cycle
cpu-width : in mem-width;
-- byte/halfword/word indicator
cpu-write : in bit;
-- selects read or write cycle
cpu-ready : out bit;
-- status from memory system
cpu-a : in dlx-address;
-- address bus output,.
cpu-d : inout dlx-word-bus bus;
-- bidirectional data bus
-- connections to memory
%
mem-enable : out bit;
-- starts memory cycle
mem-width : out mem-width;
-- byte/halfword/word indicator
mem-write : out bit;
-- selects read or write cycle
-- tell memory to burst txfer
mem-burst : out bit;
mem-ready : in bit;
-- status from memory system
mem-a : out dlx address;
-- address bus output
mem-d : inout dix-word-bus bus) ; -- bidirectional data bus
end cache;
I

Copyright (C) 1993, Peter J. Ashenden
Dept. Computer Science
Mail :
University of Adelaide, SA 5005, Australia
petera@cs.adelaide.edu.au
e-mail :
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General public License.aspublished by
the Free Software Foundation; either version 1, or (at your option)
any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.

-- You should have received a copy of the GNU General Public License
-- along with this program; if not, write to the Free Software
-- Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
--

-- Behavioural architecture for cache.
-use work.bv arithmetic-bv-to natural,
work.bv~arithmetic.natur~1
-to-bv;
architecture behaviour of cache is
begin

--

behaviour

cache-behaviour : process
constant wordsger-line : positive := line size / 4;
constant number-of-sets : positive := cache-size / line-size / associativity;

*

subtype word-offset-range is natural range 0 to wordsger-line-1;
subtype entry-index-range is natural range 0 to associativity-1;
subtype set-index-range is natural range 0 to number-of-sets-1;
type line is array (word-offset-range) of dlx-word;
type entry is record
tag : natural;
valid : boolean;
dirty : boolean;
data : line;
end record;

f'

-.
1

type store-array is array (set-index-range, entryindex-range) of entry;
variable store : store-array;
variable
cpxaddress
:
variable
word-offset
:
:
variable
setindex
variable
:
cpu-tag
variable
:
entry-index
variable
hit
:

natural;
word-offset-range;
set-index -range;
natural; '
entryindex-range;
boolean;

variable

next-replacement-entry-index

:

entry-index-range

:=

0;

procedure do-read-hit is
begin
cpu-d <= store(set-index, entry index).data(word-offset);
cpu-ready <= ' 1' after Tpd-clk-gut;
wait until phi2 = ' 0' ;
cpu-d <= null after Tpd clk out;
cpu-ready <= '0' after c d-clk-out;
end do-read-hit;
procedure do-write-through is
begin
wait until phi1 = ' 1' ;
if reset = ' 1' then
return;
end if;
mem-a <= cpu-a after Tpd clk out;
mem-width <= cpu-width after-Tpd clk-out;
mem-d <= cpu-d after Tpd clk out?
mem-write <= ' 1' after c d cyk out;
mem-burst <= ' 0' after Tpd-clkout ;
mem-enable <= ' 1' after Tpd-clk-out;
wait until mem-ready = ' 1' or reset = ' 1';
cpu ready <= mem-ready after Tpd-clk-out;
wait until phi2 = ' 0' ;
mem d <= null after Tpd clk out;
memxwrite <= ' 0' after c d E l k out;
mem enable <= ' 0' after ~~d clk out;
cpuIready <= '0' after Tpd-clk-out;
end do-write-through;
procedure do-write-hit is
begin
case cpu-width is
when width word =>
store (setindex, entry-index) .data(word-offset) := cpu-d;
when width halfword =>
if cpu ail) = ' 0' then -- ms half word
store(set index, entry-index) .data(word-offset) (0 to 15) := cpu-d(O to 15);
else -- lshalf word
store (set-index, en€%y -index) .data(word-offset) (16 to 23) := cpu-d(l6 to 23) ;
end if;
when width-byte =>
if cpu-a(1) = '0' then -- ms half word
if cpu-a(0) = '0' then -- byte 0
store (set-index, entry-index) .data(word-offset) (0 to 7 ) := cpu-d(O to 7 ) ;
else -- byte 1
store (set-index, entry-index) .data (word-offset) (8 to 15) := cpu-d(8 to 15);
end if;
else -- 1s half word
if cpu-a(0) = '0' then -- byte 2
store (set-index, entry-index) .data(word-offset) (16 to 23) := cpu-d(16 to 23) ;
else -- byte 3
store (set-index, entry-index) .data (word-offset) (24 to 31) := cpu-d(24 to 31) ;
end if;
end if;
end case;
if write-strategy = copy-back then
store (set-index, entryindex) .dirty := true;
end if;
I

---

if write-through cache, also update main memory

if write-strategy = write-through then
do-write -through;
else -- copy-back cache
cpu-ready <= '1' after Tpd-clk-out;
wait until phi2 = ' 0' ;
cpu-ready <= '0' after Tpd-clk-out;
end if;
end do-write-hit;
procedure copy-rjack-line is
variable next-address : natural;
variable old-word-offset : natural;
begin
next-address := (store(set index, entry-index).tag * number-of-sets
+ set-index)
line-size;
wait until phil = ' 1' ;
if reset = '1' then
return;
end if;
mem-width <= width-word after Tpd clk-out;
mem-write <= '1' after Tpd clk out;
mem-enable <= ' 1' after Tpd clz out;
mem-burst <= '1' after Tpd-clk-out;
old word-offset := 0;
burst-loop : loop
if old-word-offset = wordsger-line-1 then
mem-burst <= 'Or after Tpd-clk-out;
end if;
mem-a <= natural to bv (next address, mem-a' length) after Tpd-clk-out;
mem-d <= store (set-index, entry-index) .data (old-word-of £set 1 after Tpd-clk-out;
wait-loop : loop
wait until phi2 = ' 0' ;
exit burst-loop when reset = '1'
or (mem-ready = '1' and old-word-offset = wordsger-line-1);
exit wait-loop when mem-ready = '1';
end loop wait-loop;
old-word-offset := old-word-offset + 1;
next-address := next-address + 4;
end loop burst loop;
store (set-index, entry index) .dirty := false;
mem d <= null after Tpz clk out;
memIwrite <= '0' after !?pd Elk out;
mem-enable <= ' 0' after Tpz clE out;
end copy-back-line;
9procedure fetch-line is
variable next-address : natural;
variable new-word-offset : natural;
begin
next-address := (cpu-address / line-size) * line-size;
wait until phil = ' 1';
if reset = '1' then
return;
end if;
mem width <= width word after m d clk-out;
memIwrite <= '0' after Tpd clk out;
mem-enable <= ' 1' after Tpd clcout ;
mem-burst <= '1' after Tpd-Elk-out;
new-word-offset := 0;
burst-loop : loop
if new-word-offset = wordsger-line-1 then
mem-burst <= '0' after Tpd-clk-out;.
end if;
A6
mem-a <= natural-to-bv(next-address, mem-a'length) after Tpd-clk-out;
->

wait-loop : loop
wait until phi2 = ' 0' ;
store (set-index, entry index) .data(new-word-of f set) := mem-d;
exit burst-loop when reset = ' 1'
or (mem ready = '1' and new-word-offset = wordsger-line-1);
exit wait-loop when mem-ready
= '1';
end loop wait-loop;
new-word offset := new word-offset + 1;
next address := next-aadress + 4;
end loop burst-loop;
store(set-inaex, entry index) .valid := true;
store (set-index, entry-index) .tag := cpu-tag;
store (set-index, entryIindex) .dirty := false;
mem-enable <= '0' after Tpd-clk-out;
end fetch-line;
procedure replace-line is
begin
-- first chose an entry using "random" number generator
entry index := next-replacement -entry-index;
next-replacement-ent ry-index
:= (next-replacement-entry -index + 1) mod associativity;
if store (set-index, entry-index) .dirty then
copy back-line;
end if:
fetch line;
end replace-line ;
procedure do-read-miss is
begin
replace-line;
if reset = ' 1' then
return;
end if;
do read hit;
end do-regd-miss;
procedure do-write-miss is
begin
-- if write-through cache, just update main memory
if write-strategy = write through then
.-m
do-write-through;
e l s e -- copy-back cache
replace-line ;
if reset = '1' then
return;
end if;
do write-hit;
end if;
end do-write-miss;

-- process cache behaviour
-- reset : initialize outputs and,the cache store valid bits

begin

cpu-ready <= ' 0' ;
cpu-d <= null;
mem-enable <= ' 0' ;
mem width <= width-word;
memIwrite <= ' 0' ;
mem-burst <= ' 0' ;
mem-a <= X"00000000";
mem-d <= null;
for init-set-index in set-index-range loop

for init entry index in entry-index range loop
store(init set-index, init-entry index).valid := false;
store (initIset-index, init-entryIindex) .dirty := false;
-- init-entry-index
end loop;
end loop;
-- init-set-index
-loop
-- wait for a cpu request
wait until phi2 = ' 1' and cpu-enable = ' 1' ;
-- decode address
cpu-address := bv-to-natural(cpu a);
word-of fset := (cpu-address mod line size) / 4;
set-index := (cpu-address / line-size) mod number of-sets;
cpu-tag := cpu-address / line-size / number-of-sets;
-- check for hit .
hit := false;
for lookup entry-index in entry-index range loop
if storeTset-index, lookup entry index) .valid
and store(set-index, lookup-entry-index) .tag = cpu-tag then
hit := true;
entry-index := lookup-entry -index;
exit;
end if;
-- lookup-entry
end loop;

--

if hit then
if cpu-write = '1' then
do write-hit;
elsedo read-hit;
end Tf;
else
if cpu-write = '1' then
do write-miss;
elsedo read-miss;
end if;
end if;
exit when reset = ' 1' ;
end loop;
-- loop exited on reset: wait until it goes inactive
-- then start again
wait until phi2 = ' 0' and reset = ' 0' ;
end process cache-behaviour;
end behaviour;

Appendix 8: KlSS Description and Notes on KlSS Model
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Appendix C: VHDL Code Generated from KISS

--

-- Mentor Graphics Corporation
-- Statemachine min tbrooks
VHDL description written by Statesyn
-- on Fri May 5 15:46:51 1995
--

LIBRARY IEEE, ARITHMETIC;
USE 1EEE.std logic 1164.all;
USE ARITHMETIC.std-yogic -arith.all;

--- Suggested state assignments
--

Using assignment: spectral

--- so ObOOOO

-- part0 ObOOOl
-- sll OblOOO
-- ~ 1 2
ObllOO
-- 513 OblOlO
-- 53 OblOOl
-- 54 ObllOl
-- 55 OblOll
-- 57 ObOlOO
-- 58 OblllO
-- 59 ObOllO
-- 510 ObOlOl
-- 56 Obllll
ENTITY min-tbrooks IS
PORT (
clock: IN std logic;
dirty : IN std-logic;
hit: IN std-logic;
random0: IN std logic;
randoml: IN std-logic;
read: IN std logic;
way-1: IN st3 logic;
way-2 : IN std-logic;
way-4 : IN std-logic;
write : IN std-logic;
write back: IN std logic;
dirtyen: OUT std logic;
random genl: OUT gtd logic;
randomIgen2 : OUT std-lo ic;
read cache: OUT std-Tog c;
write cache: OUT std logic;
writeen0: OUT std logic;
write-en1 : OUT std-logic;
writeIen2 : OUT std-logic;
write en3: OUT std-logic;
);
writeImem: OUT std-logic
END min-tbrooks;

9

ARCHITECTURE rtl OF min tbrooks IS
SUBTYPE Intstate IS bit vector ( o to 3 1;
SIGNAL CurState, ~ e x t ~ t a t eIntState;
:
BEGIN
-- State transition on clock
StateTransition: PROCESS (clock )
BEGIN
IF (cl0ck'EVENT AND clock = ' 1' AND clock' LAST-VALUE
CurState <= Nextstate;
END IF;
END PROCESS;

=

' 0' ) THEN

-- combinational block
ComBlock: PROCESS (Curstate,
dirty,
hit,
randorno,
random1,
read,
way-1,
way-2,
way-$,
write,
write-back
1
VARIABLE intern dirty en: std-logic;
VARIABLE internIrando; genl : std logic;
VARIABLE intern-randomgen2 : std-logic;
VARIABLE intern read cache: std logic;
VARIABLE internIwrite cache : std logic;
VARIABLE intern writeen0: std logic;
VARIABLE intern-write-en1 : std-logic;
VARIABLE internewrite-en2 : std-logic;
VARIABLE intern-write-en3 : std-logic;
VARIABLE internwritemem: std-logic;
: ~nt~tate;
VARIABLE intern-~ext~tate
BEGIN
intern dirty en := ' 0' ;
internrandom genl := ' 0' ;
internrandomIgen2 := ' 0' ;
internread-cache := ' 0' ;
internzwrite-cache := ' 0' ;
intern write-en0 := '0';
internIwrite-en1 := '0';
intern write en2 := ' 0' ;
internwriteIen3 := ' 0' ;
internIwrite-mem := ' 0' ;
intern Nextstate := "0000";
CASE curstate IS

WHEN "0000" =>
IF
read = ' 0' AND
write = ' 1' AND
write-back = ' 0'
THEN
intern dirty en :=-' 0' ;
intern-random genl := ' 0' ;
intern~random~gen2
:= ' 0' ;
intern read-cache := ' 0' ;
internIwrite-cache := ' 0' ;
intern write-en0 := ' 0' ;
internIwrite-en1 := ' 0' ;
intern write en2 := '0';
internwriteIen3 := ' 0' ;
internwrite mem := '0';
internI~ext
state := " 1000";
ELSIF
read = ' 0' AND
write = ' 1' AND
write-back = ' 1'
THEN
intern dirty en := ' 0' ;
internIrando<genl := ' 0' ;
intern-random-gen2 := ' 0' ;
intern-read cache := ' 0' ;
intern-writEcache := ' 0' ;
intern-write-en0 := '0';
intern-write-en1 := ' 0' ;
I

intern-write-en2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write-mem := ' 0' ;
intern Nextstate := "1010";
ELSIF
read= '1' AND
write = '0' AND
write-back = ' 0'
THEN
intern-dirty en := ' 0' ;
intern random genl := ' 0' ;
internIrandomgen2 := ' 0' ;
intern read-cache := ' 0' ;
internIwrite-cache := ' 0' ;
intern write-en0 := '0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := '0';
internIwrite-en3 := ' 0' ;
intern write mem := ' 0' ;
intern-~extstate := "0001";
ELSIF
read-= '1' AND
write = '0' AND
write-back = ' 1'
THEN
intern-dirty en := ' 0' ;
intern random genl := ' 0' ;
internrandomgen2 := ' 0' ;
intern-read cache := ' 0' ;
intern-writccache := ' 0' ;
intern-write en0 := ' 0';
intern-writeenl := ' 0' ;
intern-writeIen2 := ' 0' ;
intern-write en3 := ' 0' ;
internIwriteImem := ' 0' ;
intern-Nextstate := "0001";
END IF;
WHEN "0001" =>
IF
hit = ' 0'
THEN
intern-dirty-en := ' 0' ;
intern random genl := ' 0' ;
interntandomgen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern write en0 ?= ' 0' ;
internIwriteen1 := ' 0' ;
intern write-en2 := ' 0' ;
intern-writeen3 := ' 0' ;
intern1writemem := ' 0' ;
intern ~extstate:= "1001";
' 1'
ELSIF
hit
THEN
intern-dirty en := ' 0' ;
intern-random genl := ' 0' ;
intern-randomIgen2 := ' 0' ;
intern-read-cache := ' 1' ;
intern-write-cache := ',0' ;
intern-write-en0 := ' 0' ;
intern-write-en1 := '0';
intern-write-en2 := ' 0' ;
intern-write en3 := ' 0' ;
intern-writeImem := ' 0' ;
intern-Nextstate := "0000";
END IF;

=

WHEN "1000" =>

IF
THEN

hit

=

'0'

intern-dirt y-en := ' 0' ;
intern-random genl := ' 0' ;
intern-randomIgen2 := ' 0' ;
intern read-cache := ' 0' ;
internIwrite-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern write en1 := ' 0' ;
internIwritezen2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write-mem := ' 1' ;
intern NextState := "0000";
' 1'
ELSIF
hit
THEN
intern dirty en := ' 0' ;
inte r n ~ r a n d ~ ~ ~:=
e n' 0
l' ;
intern-random-gen2 := ' 0' ;
intern read-cache := ' 0' ;
internzwrite cache := ' 1' ;
intern writeIen0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := !0' ;
internzwrite-en3 := ' 0' ;
intern-write-mem := ' 0' ;
intern-Nextstate := "1100";
END IF;

=

WHEN "1100" =>
IF
hit = ' 1'
THEN
intern-dirty en := ' 0' ;
intern-random-genl := ' 0' ;
intern random gen2 := ' 0' ;
internfead-cache
:= ' 0' ;
intern write-cache := ' 0' ;
internzwrite-en0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write-mem := ' 1';
intern-Nextstate := "0000";
END IF;
WHEN "1010" =>
.*
IF
hit = ' 0'
THEN
intern-dirty-en := ' 0' ;
intern-random-genl := ' 0' ;
intern-random-gen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write-mem := ' 0' ; r
intern-NextState := "1001";
ELSIF
hit = '1'
THEN
intern-dirty-en := ' 1' ;
intern-random-genl := ' 0' ;
intern-random-gen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern-write-cache := ' 1' ;
intern-write-en0 := ' 0' ;

intern-write-en1 :=
intern write-en2 :=
intern-write-en3 :=
intern-write-mem :=
intern-~extstate
:=
END IF;

' 0' ;
' 0' ;
' 0' ;
' 0' ;
"0000";

WHEN "1001" =>
IF
way-1 = '0' AND
way-2 = ' 0' AND
way-4 = '1'
THEN
intern-dirty en := ' 0' ;
intern random genl := ' 1' ;
internrandomIgen2 := ' 0' ;
internIread-cache := ' 0' ;
intern write-cache := ' 0' ;
intern-write-en0 := ' 0' ;
internwrite-en1 := '0';
intern-write-en2 := ' 0' ;
internIwrite-en3 := ' 0' ;
intern-write-mem := '0';
intern-Nextstate := ~"1101";
ELSIF
way-1 = '0' AND
way-2 = '1' AND
w a y 4 = ' 0'
THEN
intern-dirty en r = ' 0';
intern-random-genl := ' 1' ;
intern random gen2 := ' 0' ;
internread cache := ' 0' ;
intern-writKcache := ' 0' ;
internIwrite-en0 := ' 0' ;
intern write-en1 := '0' ;
internIwrite-en2 := ' 0' ;
intern write-en3 := ' 0' ;
intern-write-mem := ' 0' ;
intern-~ext~tate:= "1101";
way-i = ' 1' AND
ELSIF
way-2 = '0' AND
way-4 = ' 0'
THEN
intern dirty en := ' 0' ;
internIrando;-genl-,: = ' 0' ;
intern-random-gen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern write-cache := ' 0' ;
internIwrite-en0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write mem := ' 0' ;
intern-~extstate := "1011";
END IF;
WHEN "1101" =>
IF
way-1 = '0' AND
4
way-2 = '0' AND
way-4 = '1'
THEN
intern dirty en := ' 0' ;
internIrandom-genl := ' 0' ;
intern-random gen2 := ' 1' ;
intern read-cache := ' 0' ;
internIwrite-cache := ' 0' ;
intern-write-en0 := ' 0' ;

intern-write-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern write-en3 := ' 0' ;
internIwrite-mem := ' 0' ;
intern NextState := "1011";
ELSIF
way-i = or AND
way-2 = '1' AND
way-4 = ' 0'
THEN
intern dirty en := ' 0' ;
intern-random genl := ' 0' ;
intern-randomgen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern-write-en0 := '0';
internIwrite-en1 := ' 0' ;
intern write en2 := '0';
intern-writeIen3 := ' 0' ;
internIwrite-mem := ' 0' ;
intern-Nextstate := "1011";
END IF;
WHEN "1011" =>
IF
dirty = ' 0' AND
random0 = ' 0' AND
randoml = ' 0' AND
way-1 = ' 0' AND
way-2 = '0' AND
way-4 = '1'
THEN
intern dirty en := ' 0' ;
internrandom genl := ' 0' ;
internIrandomgen2 := ' 0' ;
intern read-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern-write-en0 := ' 1' ;
internIwrite-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write mem := ' 0' ;
intern ~ e x t ~ t a t:=
e "0100";
ELSIF
dirty = ' 0' AND
random0 = ' 0' AND
randoml = ' 1' AJJE
way-1 = ' 0' AND
way-2 = ' 0' AND
way-4 = ' 1'
THEN
intern-dirty-en := ' 0' ;
intern-random-genl := ' 0' ;
intern-random-gen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern-write-en1 := ' 1' ;
intern-write-en2 := ' 0' ;
intern-write-en3 := ' 05;
intern-write-mem := ' 0' ;
intern NextState := "1110";
ELSIF
dirty = ' 0' AND
random0 = '1' AND
randoml = ' 0' AND
way-1 = ' 0' AND
way-2 = '0' AND
way-4 = '1'
THEN

intern dirty en := ' 0' ;
intern-random genl := ' 0' ;
intern~randomgen2:= ' 0' ;
intern read cache := ' 0' ;
intern-writecache := ' 0' ;
intern-write-en0 := ' 0' ;
internIwrite-en1 := ' 0' ;
intern write en2 := ' 1' ;
intern-writeren3 := ' 0' ;
internIwrite-mem := ' 0' ;
intern-Nextstate := "0110";
ELSIF
dirty = '0' AND
random0 = ' 1' AND
randoml = ' 1' AND
way-1 = '0' AND
w a y = ' 0' AND
way-4 = ' 1'
THEN
intern dirty en := ' 0' ;
intern-random genl := ' 0' ;
internIrandornIgen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern-write-cache := '0';
intern write en0 := ' 0' ;
internIwrite-en1 := ' 0' ;
intern-writeIen2 := ' 0' ;
intern-write-en3 := ' 1' ;
intern-write-mem := ' 0' ;
intern NextState := "0101";
ELSIF
dirty = ' 0' AND
randoml = ' 0' AND
way-1 = '0' AND
way-2 = '1' AND
way-4 = '0'
THEN
intern dirty en := ' 0' ;
intern-random genl := ' 0' ;
internIrandomIgen2 := ' 0' ;
intern read-cache := ' 0' ;
internIwrite-cache := ' 0' ;
intern write-en0 := ' 1' ;
internIwrite-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern write-en3 := ' 0' ;
internIwrite-mem : d ' 0' ;
intern NextState := "0100";
ELSIF
dirty = '0' AND
randoml = ' 1' AND
way-1 = ' 0' AND
way-2 = ' 1' AND
way-4 = '0'
THEN
intern-dirty en := ' 0' ;
intern-random genl := ' 0' ;
intern-randomFgen2 := ' 0' ;
intern read-cache := ' 0' ;
internwrite-cache := ' Of,;
internIwrite-en0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := ' 1' ;
intern-write-en3 := ' 0' ;
intern-write-mem := '0';
intern NextState := "0110";
ELSIF
dirty = ' 0' AND
way-1 = '1' AND
way-2 = ' 0' AND

way-4

=

' 0'

THEN
intern-dirty en := ' 0' ;
intern-randoKgen1 := ' 0' ;
intern-random-gen2 := ' 0' ;
intern read-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern-write-eno := ' 1' ;
internIwrite-en1 := ' 0' ;
intern write-en2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write-mem := ' 0' ;
intern-~ext~tate:= "0100";
ELSIF
dirty = ' 1' AND
way-1 = '0' AND
way-2 = '0' AND
way-4 = '1' AND
write-back = ' 1'
THEN
intern dirty en := '0';
internrrandom genl := ' 0' ;
intern-randomgen2 := ' 0' ;
intern read-cache := ' 0' ;
internIwrite-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern write-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
internIwrite-en3 := ' 0' ;
intern write mem := ' 1' ;
internl~extstate:= "1111";
ELSIF
dirty = ' 1' AND
way-1 = ' 0' AND
way-2 = ' 1' AND
way-4 = ' 0' AND
write-back = ' 1'
THEN
intern-dirty-en := ' 0' ;
intern-random genl := ' 0' ;
intern-randomgen2 := ' 0' ;
intern read-cache := ' 0' ;
internIwrite cache := ' 0' ;
intern-writeveno := ' O r ;
intern-write-en1 := ' 0' ;
intern write-en2 := ' 0' ;
internIwriteIen3 := rt';
intern-write-mem := ' 1' ;
intern-Nextstate := "1111";
ELSIF
dirty = ' 1' AND
way-1 = ' 1' AND
way-2 = '0' AND
way-4 = ' 0' AND
write-back = ' 1'
THEN
intern dirty en := ' 0' ;
internIrandoKgen1 := ' 0' ;
intern-random-gen2 := ' 0' ;
intern read-cache := ' 0' ; ,
intern-write-cache := ' 0' ;
internIwrite-en0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern write-en2 := ' 0' ;
internIwrite-en3 := ' 0' ;
intern-write-mem := ' 1' ;
intern-Nextstate := "llllii;
END IF;

WHEN "0100" =>
IF
random0 = ' 0' AND
randoml = ' 1' AND
way-1 = ' 0' AND
way-2 = ' 0' AND
way-4 = ' 1'
THEN
intern dirty en := ' 0' ;
internrandom genl := ' 0' ;
intern-randomIgen2 := ' 0' ;
intern-read cache := ' 0' ;
intern-writccache := ' 0' ;
intern-write-en0 := '0';
internIwrite-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write-mem := ' 0' ;
intern Nextstate := 'fO1O1";
ELSIF
random1 = ' 0' AND
way-1 = '0' AND
way-2 = '1' AND
way-4 = ' 0'
THEN
intern dirty en := '0';
intern-random genl := ' 0' ;
internrandomgen2 := ' 0' ;
internread-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern-write en1 := ' 1';
intern-write-en2 := ' 0' ;
intern-writeIen3 := ' 0' ;
intern-write-mem := '0';
intern1~extState:= "0101";
ELSIF
way-1 = '1' AND
w a y = ' 0' AND
way-4 = ' 0'
THEN
intern-dirt y-en := ' 0' ;
intern-random genl := ' 0' ;
intern-randomPgen2 := ' 0' ;
intern read cache := ' 0' ;
internIwritccache := ' 0' ;
intern-write-en0 := ' 0' ;
intern write enl.':=
' 1' ;
intern-writeren2 := ' 0' ;
internIwrite-en3 := ' 0' ;
intern write-mem := ' 0' ;
intern-~extstate
:= "1110";
END IF;
WHEN "1110" =>
IF
random0 = ' 1' AND
randoml = ' 0' AND
way-1 = '0' AND
way-2 = ' 0' AND
way-4 = '1'
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THEN
intern-dirty en := '0';
intern-random genl := ' 0' ;
intern-randomgen2 := ' 0' ;
intern read-cache := ' 0' ;
intern-write cache := ' 0' ;
internwriteZen0 := ' 0' ;
internIwrite en1 := ' 0' ;
intern-writeIen2 := ' 0' ;

intern write-en3 := ' 0' ;
intern-write-mem := '0';
intern~ext~tate
:= "0101";
ELSIF
randgml = '0' AND
way-1 = '0' AND
way-2 = '1' AND
way-4 = ' 0'
THEN
intern-dirty en := ' 0' ;
intern-random-genl := ' 0' ;
intern-random-gen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern write en1 := ' 0' ;
internIwriteIen2 := ' 0' ;
intern write en3 := '0';
internIwriteImem := '0';
intern Nextstate := "0101";
ELSIF
way-i = 1' AND
way-2 = ' 0' AND
way-4 = ' 0'
THEN
intern dirty en := ' 0' ;
internIrandoEgen1 := ' 0' ;
intern-random-gen2 := ' 0' ;
intern-read-cache := ' 0' ;
intern-write-cache := ' 0' ;
intern-write-en0 := '0';
intern write en1 := ' 0' ;
intern-writeen2 := ' 1' ;
internVwriteen3 := ' 0' ;
intern-writemem := '0';
:= "0110";
internI~ext~cate
END IF;
WHEN "0110" =>
IF
random0 = ' 1' AND
randoml = ' 1' AND
way-1 = ' 0' AND
way-2 = ' 0' AND
way-4 = ' 1'
THEN
intern-dirty en := ' 0' ;
intern-random ge81 := ' 0' ;
intern-randomzgen2 := ' 0' ;
intern read-cache := ' 0' ;
internIwrite-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern write en3 := '0';
:= ' 0' ;
intern~write~mem
intern-Nextstate := "0101";
ELSIF
randoml = ' 1' AND
way-1 = ' 0' AND
way-2 = '1' AND
way-4 = '0'
THEN
intern-dirty-en := ' 0' ;
intern-random-genl := ' 0' ;
intern-random-gen2 := ' 0' ;
intern-read cache := ' 0' ;
intern-writ<cache
:= ' 0' ;
intern-write en0 := ' 0' ;
intern-write-en1
:= ' 0' ;
-

intern-write-en2 := ' 0' ;
intern-write-en3 := ' 1' ;
intern-write-mem := ' 0' ;
intern-Nextstate := "0101";
ELSIF
way-1 = ' 1' AND
way-2 = '0' AND
way-4 = '0'
THEN
intern dirty-en := ' 0' ;
internIrandom genl := ' 0' ;
intern-randomgen2 := ' 0' ;
intern read-cache := ' 0' ;
internIwrite-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern-write-en3 := ' 1' ;
intern-write-mem := ' 0' ;
intern-Nextstate := "0101";
END IF;
WHEN "0101" =>
IF
TRUE
-- true under any input condition
THEN
intern-dirty-en := ' 0' ;
intern-random genl := ' 0' ;
intern-randomgen2 := ' 0' ;
intern read cache := ' 0' ;
intern-write cache := ' 0' ;
intern-writeZen0 := ' 0' ;
intern-write en1 := ' 0' ;
internIwriteIen2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write-mem := '0' ;
intern-Nextstate := "0000";
END IF;
WHEN "1111" =>
IF
TRUE
-- true under any input condition
THEN
intern dirty en := '1';
intern-random genl := ' 0' ;
internIrandomgen2 := ' 0' ;
intern read-cache, := ' 0' ;
internIwrite-cache := ' 0' ;
intern-write-en0 := ' 0' ;
intern-write-en1 := ' 0' ;
intern-write-en2 := ' 0' ;
intern-write-en3 := ' 0' ;
intern-write-mem := ' 0' ;
intern-Nextstate := "1011";
END IF;
WHEN others =>
intern dirty en := 'X';
internIrando; genl := ' X' ;
intern-randomgen2 :=, ' X' ;
intern read cache := ' X' ;
intern-writecache := ' X' ;
internwrite-en0 := ' X' ;
intern-write-en1 := ' X' ;
internzwrite-en2 := ' X' ;
intern write-en3 := 'X' ;
internwrite
-mem := ' X' ;
END CASE;
dirty-en <= intern-dirty -en;

random genl <= intern-random genl;
randomIgen2 <= int ern-randomgen2 ;
read cache <= intern-read-cache;
write cache <= intern-write cache;
writeIen0 <= intern-write-en0;
write-en1 <= intern-write-enl;
write en2 <= intern-write-en2;
writeIen3 <= intern-write en3;
write mem <= intern-write-mem;
~ e x t ~ t a t<=
e intern-~ext~tate;
END PROCESS;
END rtl ;
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